INTRODUCTION
Binocular visual has been a hot research topic in field of machine vision .It is gradually showing very broad prospects for the development in industrial control, intelligent transportation, finance, public safety and other applications.
However, for binocular visual servo system for robots, real-time capability has been a difficult problem to solve. In order to meet the need of handling massive computing for binocular vision system in real-time environment, the author discussed binocular visual parallel system based on four ADSP-TS201S in detail and designed system hardware and software, the realization process of the software was also expatiated concretely.
II. SELECTION OF DSP IN PARALLEL SYSTEM
The system uses AD Company ADSP-TS201S processor which has its own advantage in multi-DSP when compared with other types of DSP. When using ADSP-TS201S processor to organize multi-DSP system, it gives Bus arbitration control and special link port, and it can use different kinds of topological structures to connect DSP to meet the need of excessive operation. With the excellent parallel processing capability and very high price-performance ratio, ADSP TS201S has a broad world in the application of advanced digital signal processor system.
Here is the main performance of TS201S (600 MHz) [1] [2] :
Operating speed: 
A. Multi-DSP parallel processing system based on high-speed link port
In this way of connection, DSP connects to each other by link port to control communication and exchange data. With the simple structure, few connection and good expansion, it can flexibly make varieties topologies like the line, star, ring, network, or hypercube [4] . ADSP-TS201S has four full-duplex communication link ports. Because the link port uses peer-to-peer communications, it has a High reliability of the transmission. However, its sharing of data transmission is not as good as bus model [3] .
B. Multi-DSP parallel processing system based on high-speed external Shared bus
Shared bus is that all external bus (address bus, data bus, 
IV. SYSTEMATIC HARDWARE DESIGN AND DESCRIPTION OF EACH DSP FUNCTION
The system hardware architecture is shown in Figure 1 .
DSP-1 was connected to the off chip high-capacity SDRAM1, other DSP were also connected to their corresponding SDRAM, while the off chip 29LV800B
FLASH memory and DSP were connected to the normal address bus and data bus , to take full advantage of the external function of DSP , the external FLASH was used to load the boot information of DSP. DSP4 controlled the other DSP to collect image information by two CCD cameras and achieve the decoder of address space for DSP. The system is a multi-DSP parallel processing system, which based on the mixture of high-speed external bus and high-speed link ports. V. DESIGN OF SYSTEM SOFTWARE After building the hardware structure of parallel processing system, the design of software was needed to realize its functions. In order to adapt to the diversity of the computing tasks, the system can set one DSP as the task manager, the others were used as the master slaver topological structure of calculator .It was also good for realizing stream processing between instructions, improving execution efficiency. This system uses 4 pieces of DSP as core processor, when they parallel works, bus arbitration strategy appoints DSP-4 as the master processor to Complete system initialization, data and program configuration, taking part in the operation work in the same time [5] . when the system receives the data, DSP1 and DSP2 respective controls FIFO1
and FIFO2 to do data cache, then reads the FIFO and archives data to the memory block; after that, DSP-1 and DSP-2 send the Preliminary processing image signal to DSP-3, DSP-3 do image integration and calculating coordinates, then send the processing results to DSP-4; DSP-4 outputs controlling signal to control the subsequent module by analyzing data. The general design of system process is shown in Figure 2 . visual data flew into the processing system, the time that each ADSP cost to calculate data must be computed strictly in order to make the whole system run smoothly. At the same time, because of receiving or transmitting data via interrupt mode, timing relationships for ADSP must be confirmed firstly, or one DSP would crash, and it was common in the course of system debugging process. In short, for ADSP can parallel work simultaneously, sharing all data, it also had lots of internal storages which deposit their instructions and local data to reduce the visits to external bus. So the influence of the bus bottleneck is greatly reduced too, which ensured the instantaneity and practicability of the system.
